1 We claim:

sur B'>

- 1) A process for transmitting a packet having a header
- 4 and variable length payload on a communications interface
- 5 comprising the steps:
- a first step of sending IDLE symbols until a
- 7 synchronization time has passed;
- 8 a second step of sending said packet including a START
- 9 symbol and TYPE field identifying the format of said payload
- 10 including an FCS sequence;
- a third step of sending said variable length payload;
- a fourth step of sending a terminator including an END
- 13 symbol indicating end of transmission of said packet;
- a fifth step of sending/IDLE symbols if next said
- 15 packet is not ready to transmit, or returning to said second
- 16 step if said next packet #s ready to transmit.

17

- 18 2) The process of/claim 1 wherein said TYPE field
- 19 uniquely identifies said payload format, said format
- 20 including Ethernet packets, native IP packets, ATM cells,
- 21 and control packets.

- 0000 23 $\frac{1}{1000}$ 3) the process of claim 2 wherein said header further
 - 24 includes declaration fields for at least one of BPDU,
 - 25 PRIORITY, VLAN_ID, and an application specific field.

said second step comprises transmitting said header 1 2 across said n data lanes until all said header information 3 has been sent; 4 said third step comprises transmitting said variable 5 length payload, wherein during á final payload cycle, said payload ends on said data lane m; 6 16 7 for the case where m < /n, said fourth step includes sending on said final payload cycle said END symbol on lane 9 m+1, and said IDLE symbo ≠ on any available data lanes m=n+2 10 through n; for the case where m = n, said fourth step comprises 11 sending said END symbol on said data lane 0, and said IDLE 13 symbol on said data lane 1 through said data lane n. 11) The process of claim 10 where 16 17 12) The process of claim 10 where n = 4. 18 19 13) The process of claim 10 where n = 2. 20 14) the process of claim β where n = 1, and 21

said second step comprises transmitting said header on 1 said data lane until all said header information has been 2 3 sent; 4 said third step comprises transmitting said variable 5 length payload on said data lane, 6 said fourth step comprises sending said END symbol on 7 said data lane. 8 9 15) The process of claim 10 wherein at least one said data lane comprises a serial electrical link. 10 11 16) The process of claim 10 wherein at least one said 12 data lane comprises a paralle lectrical link. 13 14 17) The process of claim 10 wherein at least one said 15 16 data lane comprises one or more serial or parallel optical 17 links. 18 19 18) The process of claim 10 wherein said first step 20 comprises the transmission of said IDLE symbols on all said n data lanes. 21 22

19) The process of claim 18 wherein said IDLE symbols are transmitted across all said n data lanes when there is no said packet data available to #ransmit. 3 4 5 20) The process of claim 19 wherein successive data 6 lane cycles toggle successively between the states odd and 7 even. 8 9 21) The process of claim 20 wherein said IDLE symbols إنتاق إنتاز النبية النبية الإنتان المنظلة الأناز النبية النبي 10 transmitted comprise IDLE_ODD symbols during said odd state, and IDLE_EVEN symbols during \$aid even state. 11 12 13 22) A communication interface comprising n data lanes. said interface sequentially transmitting a header distributed across a plurality of said data lanes, a 15 variable amount of payload data distributed across a 16 plurality of said n data #anes. 17 18 23) The communication interface of claim 22 wherein 19 20 said transmission of said header includes transmitting a 21 START symbol on first said data lane, and the transmission 22 of said payload data is followed by an END symbol on at 23 least one said data lane.

24) The communication interface of claim 23 wherein said transmission of said payload data includes transmitting 3 data across said n data/lanes up to data lane m, where m <= 4 n. 25) The communication interface of claim 24 wherein if said m < n, said END symbol is transmitted on data lane m+1, and if said m=n, said END symbol is tran/smitted on data lane 9 0. 10 THE STATE OF THE S 26) The communication interface of claim 25 wherein 11 each said data lane is identified by the alternating states 12 of odd and even cycles. 13 14 27) The communication interface of claim 26 wherein 15 said IDLE symbol is IDLE_EVEN during said even cycle and 16 IDLE_ODD during said odd cycle/. 17 18 19 28) The communication interface of claim 27 wherein all 20 said data lane 0 through data lane n transmit IDLE EVEN during said even cycles, and IDLE_ODD during said odd 21

Patent Application for High Speed Network Interface by Bechtolsheim, Frazier, and Edsall 31 File: C:\patent\cisco\13161_MF_Hi_Speed_Int\13161patent.doc Last saved 06/24/99 12:05 AM

cycles.

22

```
29) The communication interface of claim 28 where
    IDLE_EVEN or IDLE_ODD are transmitted after said END symbol
    at least once during every interval to lasticity.
3
4
5
         30) The communication interface of claim 29 where
6
    t<sub>elasticity</sub> = T<sub>transmit</sub> * clk_offset,
         where
7
8
         T<sub>transmit</sub> = time since last IDLE/transmittal
9
         clk_offset = (maximum Transmi/t clock rate - minimum
10
    receive clock rate)/(minimum recefive clock rate).
11
         31) A transmit processor comprising:
12
         a busy input;
13
         a transmit buffer/control/ler accepting packet data
14
15
    comprising a header and a payload as input, arranging said
    packet data into a plurality n of data lanes, and delivering
16
    to each said data lane unencoded transmit data and a control
17
    signal, whereby when said kontrol signal is asserted, said
18
19
    unencoded transmit data includes at least one of the values
20
    START, END, IDLE, IDLE_BUSY and when said control signal is
21
    not asserted, said transmit data includes said packet data;
         a plurality n of transmit encoders, each having an
22
    input and an output, each of said transmit encoder inputs
23
24
    uniquely coupled to one of said transmit buffer/controller
    data lanes, said transmit encoder input comprising said
25
```

1 unencoded transmit data and said control signal, said transmit encoder output producing a unique encoded output 2 3 value for each said unencoded transmit data value when said 4 control signal is not asserted, and producing a unique encoded output values for each unencoded transmit data 5 6 START, END, IDLE, and IDLE_BUSY when said control signal is 7 asserted: 8 a plurality n of transmit serializers, each having an 9 input uniquely coupled to one of said transmit encoder outputs, said transmit serializers outputting a single 10 serial stream of data from said transmit serializer input; 11 wherein said transmit buffer/controller sends said 12 header by outputting on said first data lane the asserted 13 said control and said unencoded /transmit data START, and 14 15 simultaneously outputs the remainder of said header on said remaining data lanes accompanied by said unasserted control 16 signal for each said data lane, 17 18 thereafter and on each successive cycle said transmit 19 buffer/controller distribut said payload data on all said 20 data lanes and sends it to said transmit encoder with said 21 unasserted control signal accompanied by said payload data, 22 until unsent said payload/data can not fully span said n 23 data lanes, thereafter said transmit buffer/controller sends the 24 25 last said payload data ϕ n each said data lane with

associated said control signal unasserted, with following 1 said data lane having said control signal asserted 2 3 accompanied by said unencoded data END, and the remaining said data lanes having said control signal asserted 4 accompanied by said unencoded data IDLE. 5 6 7 32) The transmit processor of claim 31 wherein each 8 said transmit cycle has the state odd or even, and said IDLE comprises an IDLE_EVEN sent on ϕ aid even cycles or an 9 IDLE_ODD sent on said odd cycle. 10 11 33) The transmit processor of claim 32 wherein each 12 successive transmit cycle alternates between odd or even, 13 14 said IDLE_EVEN is sent during even cycles, and IDLE_ODD is sent during odd cycles. 15 16 34) The transmit processor of claim 32 wherein said 17 IDLE comprises an IDLE when said busy input is not asserted, 18 19 or a IDLE_BUSY when said busy input is asserted. 20 21 35) The transmit processor of claim 34 wherein said IDLE comprises an IDLE_EVEN_BUSY during said even cycle when 22 said busy input is assetted, an IDLE_EVEN during said even 23 24 cycle when said busy input is not asserted, an IDLE_ODD_BUSY 25 during said odd cycle ψ hen said busy input is asserted, and

an IDLE_ODD during said odd cycle when said busy is not

1

a plurality n of receive deserhalizers each accepting 1 2 as input a serial stream of encoded data and outputting 3 deserialized encoded data; 4 a plurality n of receive decoders each uniquely coupled to and accepting as input said deserialized encoded data and 5 6 providing as output decoded data and decoded control signals, said decoded data including at least on of the 7 values START, END, and IDLE when said control signal is 8 9 asserted; 10 a receive buffer/controller for the formation of data 11 packets, said buffer/controlier having a plurality n of 12 inputs, each uniquely coupled to said decoded data and said 13 decoded control, said buffer/controller having a busy output 14 and a data output, said refeive buffer/controller awaiting START on said first lane with associated control signal 15 asserted, and storing a header on the remaining said data 16 lanes when said START is received, and transferring to said 17 18 data output all subsequent data while said control signal is 19 unasserted for all said data lanes, and upon receipt of said 20 END accompanied by the assertion of said associated control 21 signal on any data lane, transferring said decoded data to said data output all said received data up to but not 22 including said data lahe having said control signal END. 23

Patent Application for High Speed Network Interface by Bechtolsheim, Frazier, and Edsall File: C:\patent\cisco\13161_MF_Hi_Speed_Int\13161patent.doc Last saved 06/24/99 12:05 AM

1 2 64) The receive processor of claim 49 wherein the 3 number of data lanes n = 2. 4 65) The receive processor of claim 49 wherein the number of 5 data lanes n = 66) A communications interface f or sending or receiving a packet, said packet comprising, #n sequence, a header, variable length payload, and a terminator; 10 said header including a START symbol and a TYPE field 11 identifying the format of said payload; 12 said terminator including an END symbol; 13 wherein said START symbol is transmitted first, 14 followed by the remainder of, said header, followed by said 15 variable length packet data, followed by said terminator. 16 17 67) The interface of claim 66 wherein said TYPE field 19 uniquely identifies said payload format, said format including Ethernet packets, ATM cel/s, and control packets. 20 21 68) the interface of claim 67 wherein said header 22 further includes declaration fields for at least one of 23 BPDU, PRIORITY, VLAN_ID, and an application specific field. 24

there then the list that there give their

Hart House wordt House Marte III

1	69)	The interface of claim 68 wherein said BPDU field
2	is 1 bit	in size.
3		
4	70)	The interface of claim 69 wherein said PRIORITY
5	field is	3 bits in size.
6		
7	71)	The interface of claim 70 wherein said VLAN_ID
8	field is	12 bits in size.
9		
10	72)	The interface $\oint f$ claim 71 wherein said application
11	specific	field is 32 bats in size.